

Notice of References Cited	Application/Control No. 10/765,631		Applicant(s)/Patent Under Reexamination BAILWAL, GHANASHYAM A.	
	Examiner Mary J. Steelman		Art Unit 2191	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-6,053,947 A	04-2000	Parson, Dale E.	703/14
*	B	US-6,996,788 B2	02-2006	Akiba et al.	716/3
*	C	US-2002/0083420 A1	06-2002	Zammit et al.	717/135
*	D	US-2003/0061580 A1	03-2003	Greaves, David J.	716/4
*	E	US-2003/0074640 A1	04-2003	Mandell et al.	716/3
*	F	US-2003/0154465 A1	08-2003	Bollano et al.	717/137
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Greaves, DJ; "A Verilog to C Compiler", 2000 IEEE, retrieved 03/10/2007.			
	V	Panda, Preeti Ranjan; "SystemC - A modeling platform supporting multiple design astractions", p. 75-80, ACM 2001, retrieved 03/09/2007.			
	W	Richards, Neil; Green, James; Stoye, William; Greaves, David; "C Models Speed Co-Design", December / january 2004, Chip Design Magazine, retrieved from google.com 03/10/2007.			
	X	Stoye, William; Greaves, David; Righards, Neil; Green, James; "Using RTL to C++ Translation forLarge SOC Concurrent Engineering: A Case Study", Electronics Systems and Software February 2003, p. 20-25, retrieved form google.com 03/10/2007.			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.